Mohanapriya, R. and Rajesh, K. 2015. A Modified Architecture of Multiplier and Accumulator Using Spurious Power Suppression Technique. International Journal of Students’ Research in Technology & Management. 3, 2 (Sep. 2015), 258–263. DOI:https://doi.org/10.18510/ijsrtm.2015.324.