Mohanapriya, R.; Rajesh, K. A Modified Architecture of Multiplier and Accumulator Using Spurious Power Suppression Technique. ijsrtm 2015, 3, 258-263.