Mohanapriya, R., & Rajesh, K. (2015). A Modified Architecture of Multiplier and Accumulator Using Spurious Power Suppression Technique. International Journal of Students’ Research in Technology & Management, 3(2), 258–263. https://doi.org/10.18510/ijsrtm.2015.324