Mohanapriya, R. and Rajesh, K. (2015) “A Modified Architecture of Multiplier and Accumulator Using Spurious Power Suppression Technique”, International Journal of Students’ Research in Technology & Management, 3(2), pp. 258–263. doi: 10.18510/ijsrtm.2015.324.