R. Mohanapriya and K. Rajesh, “A Modified Architecture of Multiplier and Accumulator Using Spurious Power Suppression Technique”, ijsrtm, vol. 3, no. 2, pp. 258–263, Sep. 2015.