[1]
K. S. Kumar, S. Anitha, and M. Gayathri, “3D Stacked Cache Data Management for Energy Minimization of 3D Chip Multiprocessor”, ijsrtm, vol. 3, no. 2, pp. 264–268, Sep. 2015.