Return to Article Details A Modified Architecture of Multiplier and Accumulator Using Spurious Power Suppression Technique Download Download PDF